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1571 AB!nRAcr 
A process for fabricating a detector array in a layer of 
semiconductor material on one substrate and an inte- 
grated readout circuit in a layer of semiconductor mate- 
rial on a separate substrate in order to select semicon- 
ductor material for optimum performance of each struc- 
ture, such as GaAs for the detector array and Si for the 
integrated readout circuit. The detector array layer is 
lifted off its substrate, laminated on the metallized sur- 
face of the integrated surface, etched with reticulating 
channels to the surface of the integrated circuit, and 
provided with interconnections between the detector 
array pixels and the integrated readout circuit through 
the channels. The adhesive material for the lamination is 
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yield MDF can be expected to be poor due to the se- 
quential processing. Third, the thermal expansion mis- 
match in the otherwise lattice matched materials can be 
expected to again lead to thermal cycling reliability 
More recent developments relate to a lift-off process 
for removing a very thin film of semiconductor material 
so that it may be transferred to a semiconductor sub- 
strate of different composition. See U.S. Pat. Nos. 
10 4,846,931 and 4,883,561 to Thomas J. Gmitter and Eli 
Yablonovitch. The fmt patent discloses a method for 
removing an epitaxial film from a single crystal sub- 
strate upon which it is grown using a thin release layer 
(S  loo0 A) and applying a polymeric support layer on 
Is the epitaxial film after it is grown. The polymeric sup- 
port layer is under tension over the epitaxial film to be 
lifted off so that, as the thin release layer is etched away 
progressively from the edges, the polymeric support 
layer will curve away from the single crystal substrate, 
That film thus lifted may be a single layer or multiple 
epitaxial layers and may be metallized for making elec- 
trical contacts to an integrated circuit formed in the thin 
film. That integrated circuit thus formed and lifted off a 
25 single crystal substrate may then be attached by an 
adhesive or other force to a structure of different mate- 
rial, such as an optical fiber. The second patent cited 
above, which is a continuation-in-part of the first, 
3o teaches adhering the thin film on a second substrate, 
typically different in composition than that of the thin 
film. 
While the impetus for the present invention has been 
the fabrication of large photodetector arrays with an 
35 integrated circuit for accessing the array, the solution to 
the problem has more general application to any need of 
separately fabricating two planar semiconductor cir- 
cuits, laminating the planar semiconductor circuits with 
a layer of planarizing adhesive, and then providing 
40 electrical connections between the circuits for interac- 
tion. The ability to optimize the performance of each 
circuit and/or the fabrication process for each is but one 
advantage. A more general advantage is the ability to 
provide a more compact structure for the interactive 
STATEMENT OF THE INVENTION 
Accordingly, a general objective is to separately 
process two planar semiconductor structures complete 
with metallized surface contacts on two separate semi- 
conductor layers grown and processed on separate 
substrates and then remove one structure from its sub- 
strate and laminate that one structure onto the other 
5 problems. 
2o thus lifting the epitaxial thin film. 
45 circuits. 
METHOD FOR PRODUCING A HYBRIDIZATION 
OF DETECTOR ARRAY AND INTEGRATED 
CIRCUIT FOR READOUT 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the contractor has elected not to retain 
title. 
TECHNICAL FIELD 
The invention relates to a lift-off and laminate process 
for fabricating semiconductor apparatus, and more par- 
ticularly to a process in which a semiconductor layer is 
separately grown on a substrate, p r d  into a semi- 
conductor structure, such as an array of photodiodes, 
that is then lifted off and laminated onto a prefabricated 
semiconductor integrated circuit for interaction with 
the first structure, such as reading out the pixel data of 
the photodiode array through the laminating layer. 
BACKGROUNDART 
The advancement of future detector arrays in new 
materials is hindered by the readout requirement of the 
many signals emanating from the array. For small array 
sizes, wire bonding or wire interconnects to array pe- 
riphery can be used to read out individual detectors; but 
for larger arrays, a multiplexer circuit is needed. 
For silicon detectors, CCD multiplexers have been 
used for readout. However, the silicon detector is gen- 
erally limited to the visible and near IR portion of the 
spectrum. CCD multiplexers are often limited by either 
signal capacity or operating temperature. Additionally, 
the monolithic integration of the detector and multi- 
plexer places constraints on detector fill-factor or read- 
out smear. 
The switched-FET type of. multiplexer (typically 
silicon CMOS) has been used to read out HgCdTe de- 
tector arrays operating in the IR wavelength region. In 
that case, the detectors and multiplexers are fabricated 
in separate processes and then interconnected through 
the use of a solder (or indium) “bump” bond. Bump 
bonding is a fairly well-established technology for array 
sizes up to 256X 256 pixels. For larger arrays, bonding 
yields become a concern. In addition, the physical size 
of the bump can place a limitation on pixel spacing. A 
more serious concern is the matching of thermal expan- 
sion coefficients between the detector array material 
and the multiplexer material. In this case, failure of the 
hybridized imager can occur after repeated thermal 
cycling. 
An emerging potential technology for integration of wing adhesive material selected for insulation (electri- 
detector arrays and multiplexers is the epitaxial growth 55 cal and preferably also thermal) and stability. This adhe- 
of the detector material on the readout multiplexer (or sive material serves BS a planarizing intermediate layer 
vice-versa). For example, HgCdTe on sapphire has and provides the additional important function of ther- 
been tried with modest success. However, there are mal expansion stress relief between the structures. Elec- 
three difficulties with this approach. First, the lattice trical connections are then provided for interaction 
constant of the detector material must match that of the 60 between the two structures by thin film metallization 
readout material. This seriously limits the choice of via channels (holes or grooves) etched through the one 
multiplexer and detector material combination, though structure down to contacts metallized on the surface of 
it can be relieved somewhat through the use of strained the other structure which remains supported by its sub- 
layer interfaces. Second, from a manufacturing perspec- strate. 
tive, the process yield of the multiplexer fabrication M 65 In accordance with one embodiment of the invention, 
is multiplied by the yield of the detector material a plurality of photodetector diodes are fabricated in an 
growth D, which in turn is multiplied by the detector array by epitaxially growing a layer of semiconductor 
fabrication F yield. Thus, the overall manufacturing material on a first substrate and processing it into an 
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array of photodetector diodes, each with a separate 
metallized surface contact and at least one second 
contact for a plurality of photodetector diodes; fabricat- 
ing an integrated circuit required for readout of the 
photodetector diode array in a separate layer of semi- 
conductor material grown on a second substrate with 
metallization of surface contacts on the integrated cir- 
cuit; applying a planarizing film of adhesive over the 
surface of the integrated circuit; separating the detector 
array from the fmt substrate; laminating the detector 
array onto the planarized surface of the integrated cir- 
cuit; etching channels for reticulation of the photode- 
tector diodes; and providing electrical connections be- 
tween the surface contacts of the photodetector array 
and the surface contacts of the integrated circuit via the 
reticulating channels read out of the detector array. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates schematically a small cross section 
of a large array of photodiodes fabricated in an epitaxial 
layer of GaAs selected for optimum photodetection and 
grown over a thin epitaxial layer of Ga1-,Al,As on a 
substrate of GaAs such that the detector array fabri- 
cated in the layer of GaAs may be lifted off by selec- 
tively etching the buried layer of Gal -,AlxAs. 
FIG. 2 illustrates schematically an integrated circuit 
(IC) designed for readout of the detector array fabri- 
cated in an epitaxial layer of n-Si grown on a separate Si 
substrate. After metallization of surface contacts, it is 
covered with a layer of adhesive material for planariz- 
ing the IC surface. 
FIG. 3 illustrates the detector array of FIG. 1 held on 
a temporary support by a suitable soluble adhesive 
while etching the Gal -,AlxAs layer away for lifting off 
the detector array. 
FIG. 4 illustrates a lift-off technique by vapor etching 
the intermediate Gal-,AI,As layer of the structure in 
FIG. 3. 
FIG. 5 illustrates the hybrid structure of a GaAs 
detector array and Si integrated circuit to form a lami- 
nated composite structure with reticulating channels 
etched in the GaAs detector array. Those channels are 
used for metallization of interconnections between met- 
allized surface contacts of the integrated circuit and 
metallized surface contacts of the detector array. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The general obiect of the invention is achieved in a 
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specificembodiment illustrated in FIGS. 1-5 by way of 55 
example and not by way of limitation, keeping in mind 
that a detector array of photodiodes is but a special case 
of a structure that may be fabricated in a layer of semi- 
conductor material prior to lamination onto a planar 
surface of and interconnection with an integrated cir- 60 
cuit prefabricated in a separate layer of semiconductor 
material supported by a separate substrate. The semi- 
conductor material for one structure is optimized for 
the application and grown separately on a substrate, or 
over a layer grown on the substrate, that is capable of 65 
being selectively etched by proper choice of chemistry 
while the semiconductor material for the other struc- 
ture is optimized for its function. Thus, a hybrid struc- 
4 
ture is provided for a detector array and an integrated 
circuit for readout control of the detector array. The 
only constraint on the optimizing selection of detector 
material is that the material be capable of being grown 
epitaxially on a substrate or on a compositionally se- 
lected buried layer that can be selectively etched. 
The planar integrated circuit is fabricated and pre- 
pared separately with an appropriate pattern of metalli- 
zation for interconnection with the detector array. 
After the layer of detector material is lifted off by etch- 
ing, it is laminated onto the prefabricated integrated 
circuit. The planar surface of the integrated circuit is 
prepared to receive the detector array by coating it 
with a planarizing layer of chemically stable adhesive 
material that possesses electrical insulating properties, 
and preferably thermal insulating properties as well, 
such as polyamide with an adhesion promoter. This 
adhesive material, which serves as a laminator for the 
two planar semiconductor chips, namely the detector 
array chip and the integrated circuit readout control 
chip, also serves as a stress reliever between the two 
semiconductor chips. 
After lamination, channels are etched through the 
detector array chip in a desired pattern for reticulation 
of the photodiodes in the array. Thin-fim metal inter- 
connections are then deposited between the detector 
array surface contacts via the channels to the surface 
contacts of the integrated circuit to complete the fabri- 
cation process. This approach decouples the manufac- 
turing yield of the detector array from that of the con- 
trolling integrated circuit, and permits use of optimum 
semiconductor material for photodetection while the 
integrated circuit is fabricated in semiconductor mate- 
rial selected for optimum readout performance of the 
detector array while the laminator provides relief of any 
stress due to mismatch in thermal expansion coefficients 
during operation, an advantage not found in the bump- 
bonding technology or lattice-matched epitaxial 
growth technologies for structures of different material 
compositions. 
Referring to FIG. 1, a small cross section of a large 
detector array 10 is shown comprised of a semiconduc- 
tor layer 11, such as n+ + GaAs epitaxially grown on a 
compositionally selected buried layer 12 over a GaAs 
substrate 13. The only constraint on the material for the 
buried layer 12 is that it be selectively etched by proper 
choice of chemistry, such as Gal -,Al,As which can be 
etched by HF. The layer 11 is heavily doped with n- 
type conductivity modifiers to serve as a common back 
contact for all photodiodes fabricated in an epitaxially 
grown layer 14 of n-GaAs. Separate areas 15 are heav- 
ily diffused with p-type conductivity modifiers to form 
an array of p-n photodiodes 15, only two of which are 
shown in the small cross section illustrated in FIG. 1. 
One back contact area 16 is heavily diffused with n-type 
modifiers down to the layer 11 of n+GaAs. After the 
array 10 has been fabricated, ohmic contacts 17 are 
metallized for the detector diodes 15 of the array, and 
an ohmic contact 18 is metallized for one common back 
contact to all of the photodiodes via the n + GaAs layer 
11. 
It should be appreciated that the separate areas 15 and 
the metallized contacts 17 for the photodiodes of the 
array are not drawn to scale. In practice, the area de- 
voted to each metallized contact is minimized while the 
detector areas 15 are maximized by minimizing the 
space between the adjacent detector areas 15, thereby 
maximizing the fill factor of the array. As will be noted 
5,236,871 
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more fully below with reference to FIG. 5, the space traordinary adhesive, uniform thickness, and conformal 
between the adjacent detector areas 15 present in all properties. 
four directions of a two-dimensional surface is etched in The adhesive layer 24 used to laminate the detector 
a grid pattern to form channels through the layer 11 that array 10 over the integrated circuit in the completed 
reticulate the array. These channels are also used to 5 hybrid as shown schematically in FIG. 5, serves as an 
form bridging interconnections between the metallized insulating layer between the integrated circuit 20 and 
surface contacts 17 and surface contacts of a -ate the detector array 10. That layer not only provides the 
planar integrated circuit to which the photodetector hportllnt function Of electrical insulation, and the addi- 
m y  is b h w  after it & lifted off the substrate 13 by tional hportllnt function Of t h e d  hda t ion ,  but dS0 
aching the buried layer 12 difference in 
with reference to FIGS. 3 and 4. the coefficients of thcrmal expansion of the different 
a separate process, an integrated circuit 20 neces- semiconductor materials used for the detector array 10 
spry for readout control of a large detector array, such and intciPted circuit 
as a switched silicon CMOS integrated circuit control Once the detector array lo is etched away from the 
d l  be described below 10 the- expansion Stress release due to 
of the detector array 10, i.q fabricated in a layer 21 of 15 substrate 139 it 
n-type silicon epitaxially grown on a silicon substrate lays 24, .S shown in FIG. 2, while still attached to the 
22, as &own %hematically in FIG. 2. Fabrication is support 30 by the agent 31. since the etching Of 
of conductors 53 and ohmic con&& 23 to interconnect as ten Or more minutes* the PlPnarizing adhesive 
the integrrted circuit with the detector array 10. The layer 24 not circuit layer 21 
Placed On the PlanariZing 
completed with metallization of an appropriate pattern the my lo from the substrate l3 may take as 
until the detector array 10 has bem lifted off of its sub- contacts are preferably metallized with platinum, tung- strate 13 and ready to be laminated onto the integrated sten or titanium. circuit 20. 
To facilitate alignment of the detector array 10 on top Before lifting the detector array 10 from the substrate 13 shown in FIG. 1 and laminating the detector array 25 of the integrated circuit 20, as shown in FIG. 5, the over the integrated circuit 24 shown in FIG. 2, both the paaern on each is provided with a pattern 
to mark all four comers of each. Then by subsequent detector array and the integrated circuit can be inde- pendently probed for functional testing in order that ion beam etching, each is cut along the sides of the defective structures may be rejected without further of the detector array may then 
assure alignment of the integrated circuit metallized vices. 
The detector array 10 may be lifted from its substrate contacts with the contacts of the detector 
in the manner described in the aforesaid U.S. Pat. No. array. 
is under tension while selectively etching the buried 35 circuit 20 through the plan-ing adhesive layer 24, the 
layer 12 with liquid hydrofluoric acid. Alternatively, support 30 is a suitable solvcnt for the 
temporarily affixing a polyethylene Coated SuPPOfi 30 is prepared with a photorsist for etching channels 10 in 
as shown in FIG. 3 to the metallized surface of the the detector array to the integrated circuit 23, 
detector array 10, using a suitable release agent 31 such 40 as shown in FIG. 5, using a suitable etchant for the 
as thermoplastic polyethylene that is attacked by SUrfaC- GAS layer of the detector array 10 and then a solvent 
tants. The suPPOfl is then Placed Over polyethylene for any of the adhesive layer 24 over the contacts 23. It 
Coated blocks 32 under a WlYethYlene-lined bell Jar 33, should be noted that FIG. 5 is not drawn to scale and 
shown in FIG. 4, with the substrate 13 suspended the vertical dimensions We not to the -e =le as the 
above a PlYethYlene base 34 for the bell jar. PolYethYl- 45 horizontal dimensions in order to facilitate illustrating 
m e  is used in order to use H F  vapor as an etchant. the invention. In practice, the etched channels will be 
H F  vapor is injected into the bell jar through a &an- much wider at the top with walls having a much smaller 
ne1 35 and exhausted through a channel 36 in the poly- slope. 
H F  vapor etches the buried layer 12 of Gal -xAlxAs 50 an ultrasonic rinse, an insdating Si02 or Si3N4 film 41 is 
s m g  On the edges. TO *e etching time, a P l y -  produced by ECR (electron cyclotron resonance) parti- 
ethylene coated fan 37 may be used to continually CirCU- cle beam on the walls of the channels on which inter- 
late the H F  vapor injected through the channel 35 and connections 42 to be metallized. M e d l h t i o n  of 
exhausted through the Channel 36 and to further mini- interconnections 42 from the photodetector contacts 17 
etching time fresh HF vapor may be continually 55 to the metallized contacts 23 on the integrated circuit 20 
injected while spent H F  vapor is exhausted. Once the through the etched channels 10 then completes the 
substrate 13 drops, the flow of H F  vapor is shut off and fabrication process. 
the remaining vapor in the bell jar is evacuated through h dtemtivc technique for providing interconnec- 
the exhaust channel 36. tions between contacts 17 of the detector array 10 and 
After metallization of the necesshIy ohmic contacts 60 contacts 23 of the integrated circuit 20 is to electroplate 
23 on the integrated circuit 20, a plan-@ layer 24 of metal posts in the channels once the walls have been 
dhesive material is placed over the metallized inte- insulated. Connections between the posts and the 
grated circuit. The adhesive may be any material that contacts 17 are than assured by metallization of a con- 
can be applied in a thin film, such as a polyamide with ductor over both. Although the adhesive layer 24 will 
a suitable adhesion promoter. The only constraint is that 65 relieve stresses due to thermal expansion of the struc- 
it be chemically stable, provide electrical insulation and tures, further precaution against any cracks developing 
preferably provide thermal insulation as well. It could in the interconnections between the laminated struc- 
also be a Langmuir-Blodgett film selected for its ex- tures may be taken by providing air bridge interconnec- 
marks. 
procasing, thus increasing the yield Of de- 30 be aligned with the edges of the multiplexer chip to 
4,846,93 by a polymeric layer which Once the detector array 10 is armed to the integrated 
the detector array may be lifted from its substrate by r e l m  agent 31, and the surface ofthe detector array 10 
ethylene base 34, but first the bell jar is evacuated. The Once the channels have etched and c l a d  by 
7 
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tions. The technique is to deposit a bump of material metallized ohmic contacts of said integrated circuit, 
over the insulating film on the channel walls and then separating said detector array from said first substrate, 
selectively etch that material after metallization of inter- laminating said separated detector array on said plana- 
connections where desired. The result is a connection of rizing film on said surface of said integrated circuit, 
a length greater than the space beiig bridged so that it 5 etching reticulating channels for each of said photodi- 
may flex freely should there be any undue thermal ex- odes through said detector array to said metallized 
pansion stresses. ohmic contacts of said integrated circuit, leaving one 
Although particular embodiments of the invention metallized ohmic contact between channels for each 
have been described and illustrated herein, it is recog- reticulated photodiode, and providing electrical inter- 
nized that modifications may readily occur to those 10 connections between said detector array metallized 
skilled in the art, particularly in selection of material for ohmic contacts and said integrated circuit metallized 
the detector array, such as InGaAs, InAs, InP, etc., for ohmic contacts through said channels of the readout of 
IR detection. Consequently, it is intended that the said detector array. 
claims be interpreted to cover such modifications. 6. A method as defined in claim 5 wherein said semi- 
We claim: 15 conductor material for said layer on said first substrate 
1. A method for producing a hybrid semiconductor is selected for optimum performance of said detector 
structure comprising the steps of separately processing array, and said semiconductor material for said layer on 
into semiconductor structures at least two separate said second substrate is selected to be a different mate- 
semiconductor layers grown and processed into first rial than said semiconductor material for said layer on 
and second semiconductor structures on respective first 2o said first substrate for optimum performance of said 
and second substrates, each with metallized ohmic integrated circuit, and wherein said adhesive material is 
contacts on respective surfaces thereof, removing said selected to provide electrical insulation and to relieve 
first structure from said first substrate, applying a plana- stress in said layer for said detector array an said layer 
rizing layer of adhesive material on said surface having for said integrated circuit due to any difference in coef- 
metallized ohmic contacts of said second structure, 25 ficients of thermal expansion of materials for each of 
laminating said first structure on said adhesive layer said layers. 
over said second structure with said surface having 7. A process for fabricating a semiconductor detector 
metallized ohmic contacts of said first structure away array, laminating it to a prefabricated integrated circuit 
from said adhesive material, etching channels through structure, and providing electrical interconnections for 
said surface having metallized ohmic contacts of said readout of said array by said integrated circuit struc- 
first structure to said surface having metallized ohmic 30 ture, comprising the steps of 
contacts of said second structure, and providing electri- fabricating said semiconductor detector array in 
cal interconnections therebetween through said etched semiconductor material grown on a substrate capa- 
channels for interaction between said first and second ble of being selectively etched, said semiconductor 
semiconductor structures. array consisting of separate pixel areas for detect- 
ing photons and integrating electrons produced by 
trical interconnections between said ohmic contacts on detected photons, and metallizing a separate pixel 
said surface having metallized ohmic contacts of said ohmic contact on each pixel area through which 
first structure and said ohmic contacts on said surface integrated electrons may be selectively read out, 
having metallized ohmic contacts of said second struc- said metallized pixel ohmic contacts being in a 
ture are provided by producing an electrical insulating predetermined spatial array, 
film on a wall of each channel and metallizing an inter- fabricating said integrated circuit structure sepa- 
connection over said insulating film of each channel for rately, said integrated circuit structure having one 
each metallized ohmic contact on said surface having separate metallized ohmic contact for each metal- 
metallized ohmic contacts of said first structure. lized pixel ohmic contact of said detector array in a 
spatial array corresponding to said spatial array of 
semiconductor layers are comprised of different semi- said metallized pixel ohmic contacts for each of 
conductor materials selected for individual optimum said pixel areas, 
performance of said first and second semiconductor separating said detector array from said substrate by 
structures, and said adhesive material is selected to selectively etching said detector away from said 
provide electrical insulation and to relieve stress in said 50 substrate, 
structures due to any difference in coefficients of ther- laminating said separated detector array over said 
mal expansion of said different semiconductor materials integrated circuit structure with each of said spatial 
selected for said two separate semiconductor layers array of metallized pixel ohmic contacts offset 
processed into said first and second structures. from a corresponding integrated circuit metallized 
ohmic contact such that space beside each metal- 
sive material is selected to additionally provide thermal lized pixel ohmic contact is positioned over a sepa- 
insulation. rate one of said integrated circuit metallized ohmic 
5. A method for producing a hybrid semiconductor contact, 
structure comprising the steps of producing a detector etching reticulating channels for each pixel area to 
array of photodiodes in a layer of epitaxially grown 60 expose a separate one of said metallized integrated 
layer of semiconductor material on a first substratk, said circuit ohmic contacts for each pixel area, 
detector array comprising an array of photodiodes with producing an electrical insulating film on a wall of 
ohmic contacts on a surface thereof, fabricating in a each channel, and 
separate layer of semiconductor material grown on a metallizing an interconnection of each metallized 
second substrate an integrated circuit required for read- 65 pixel ohmic contact to a separate one of said metal- 
out of said photodiodes in said detector array with l i ed  integrated circuit ohmic contacts exposed by 
ohmic contacts on a surface thereof, applying a plana- said etched channel beside each pixel. 
2. A method as defined in claim 1 wherein said elec- 35 
3. A method as defined in claim 1 wherein said two 45 
4. A method as defined in claim 3 wherein said adhe- 55 
rizing film of adhesive material over said surface having * * * * *  
